

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5






FIG. 6

The diagram illustrates the processing of window descriptors. At the top, eight window descriptors (WD0 to WD7) are shown as stacked blocks, labeled 300a through 300h. Each descriptor outputs 'WD parameters' to a multiplexer (MUX, 302). Simultaneously, the 'WD parameters' from all descriptors are fed into a 'Sorting' block (304). The output of the sorting block is also directed to the MUX. The MUX selects the 'smallest WD parameters' (302) and sends them to a DMA block (306). The DMA block is responsible for assembling the header and request memory data. It receives input from a 'memory controller' (indicated by a wavy line at the bottom) and outputs 'WD header, GFX data' to a 'GFX FIFO' (308). The data in the FIFO is then sent to the 'GFX - DISPLAY' output.

FIG. 7









FIG. 11

MEMORY CLOCK



CLUT MEMORY REQUEST



CLUT MEMORY WRITE



CLUT MEMORY DATA



FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 22




FIG. 23




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 33




FIG. 34




FIG. 35

Highest Priority




FIG. 36




FIG. 37




FIG. 38




FIG. 39

1400




FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 46




FIG. 47




FIG. 48

MPEG VIDEO DECODING STAGES

2100




FIG. 49

MPEG VIDEO DECODING STAGES WITH VIDEO TIME DOWNSCALING




FIG. 50

PREDICTION OF THE FIRST FIELD-PICTURE




FIG. 53

PREDICTION OF THE "BOTTOM FIELD" SECOND FIELD-PICTURE




FIG. 54

PREDICTION OF THE "TOP FIELD" SECOND FIELD-PICTURE




FIG. 55

FIELD-PREDICTION OF B FIELD PICTURES OR B FRAME PICTURES




FIG. 56

FRAME-PREDICTIONS FOR B-PICTURES




FIG. 57

Image Organization - 64 bit SDRAM

2250




FIG. 58




FIG. 59




FIG. 60




FIG. 61




FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66

090496




FIG. 67




FIG. 68

DISPLAY ENGINE




FIG. 69




FIG. 70




FIG. 71




FIG. 72




FIG. 73




FIG. 74